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1.0 INTRODUCTION 
The Electronic Research Center of the National Aeronautics and Space 
Administration has  instituted a study and tes t  program directed towards 
achieving highly reliable microelectronic components. The integrated 
circui t  p r o g r d ~ n  pcrfui.iiied iiiidei- this c o i i t r ~ ~ t  t z ~ t ~ d  two ~ e 2 . r ~  S ~ S  
with the objectives to  isolate predominant failure mechanisms through 
testing and to develop techniques to identify and verify these failure 
mechanisms with a view towards developing screening techniques for  
high reliabil i ty devices. 
The environmental stress tests had been completed severa l  months ago 
and the resu l t s  have been reported in  previous repor t s .  
der  of the present ly  defined program, the operating life tes t  at  elevated 
temperature  is continuing wi th  measurements  being made every  1000 
hours .  
erat ing life tes t ,  devices of Vendor E have completed 6000 hours of life 
tes t ,  
For  the remain-  
Lots of Vendors A, B and C have completed 10 ,000  hours  of op- 
This is the Fifth Quarter ly  Report covering the work accomplished f rom 
September through November 1966. Results of the life t e s t  to date a r e  
tabulated and a summary  is presented showing the mode of failure,  the 
observed discrepancy, how failure was indicated and possible screening 
t e s t  that could be considered i n  the future.  
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2 . 0  DISCUSSION 
DTL NAND/NOR GATES, Integrated Circuits procurred  from three 
manufacturers  a r e  being used in this  study. The data presented in 
Table 3 represents  tes t  resu l t s  gathered f rom two life tes t  groups,  
One group has completed 10 ,000  hours  and the other group has  com- 
pleted 6000 hours  of operation. The number of completed hours  a r e  
total t e s t  hours  accumulated on each device with the exception of those 
devices removed f rom t e s t  for  detail failure analysis.  
life tes t  will continue to  30 June 1967. 
The operating 
The gates a r e  exposed to an ambient temperature  of t125"C. 
gates a r e  switched from t ' O ' t  to "1" state a t  a 1 megacycle pulse 
repetition rate using para l le l  switching. Each gate is loaded to  
simulate i t s  maximum fan-out with a resist ive-capacit ive load. 
unused input diodes a r e  r eve r se  biased by being connected to the V c c  
4. 0 volt supply. 
charac te r i s t ics  of these logic elements. 
The 
All 
The net effect is to study both the dynamic and r eve r se  
Results of the life tes t  to  date a r e  summarized in  Table 3 showing: 
De scription of Fai lure ,  Electr ical  Indicators, Discrepancies Observed, 
Frequency of Occurrence,  and Possible Screening Tests  that could be 
considered in the future. 
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3.0  RESULTS 
The tes t  results, to date, indicate that fa i lure  mechanisms o r  modes 
for integrated circui ts  a r e  s imilar  to  those experienced with switch- 
ing type diodes and small-signal planar/passivated t r ans i s to r s .  The 
most  common defects were surface contamination and scra tches .  
An operating life t e s t  which allows simultaneous static (dc) and 
dynamic operation of the integrated circui t  has definite mer i t .  
static operation provides well defined leakage current  parameter  de-  
gradation c r i t e r i a .  
grated circui t  and enables the establishment of degradation c r i t e r i a  
for  the gain and saturation parameters  i n  a n  addition to the dc  leakage 
cur ren t  . 
The 
The dynamic operation s t r e s s e s  the ent i re  inte - 
Observations f rom the data indicate that the input diodes being dr iven 
by the signal source (0 - 4 volts)  were  the predominant failure a r e a s .  
This type of life testing m o r e  closely simulates the actual device ap- 
plication. 
Possible screening tes t s  to isolate those discrepancies identified in 
Table 3 a r e  l isted a s  follows: 
1. 
2.  Vibration 
3 .  X-Ray 
4. 
5. Operating life with temperature ,  s t ress ing  both the dynamic 
Visual inspection prior to  sealing package 
High temperature  storage with bias  
and r eve r se  character is t ics  of the logic elements.  
The tes t  conditions and rejection c r i t e r i a  for the above mentioned t e s t s  
ai=e s;io-w-li ir. Table 4. 
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